This shows you the differences between two versions of the page.
Both sides previous revision Previous revision | |||
mb_olre16 [2016/09/25 07:53] antichambre [GrayScale Clock] |
mb_olre16 [2019/04/21 08:50] (current) antichambre [GrayScale Clock] |
||
---|---|---|---|
Line 140: | Line 140: | ||
**Frame update is needed only when a change occurs, TLC keep all the frame in memory and continue to distribute it to the 32 addresses lines and 16 rgb leds by address ** | **Frame update is needed only when a change occurs, TLC keep all the frame in memory and continue to distribute it to the 32 addresses lines and 16 rgb leds by address ** | ||
\\ | \\ | ||
+ | |||
==== GrayScale Clock ==== | ==== GrayScale Clock ==== | ||
Line 145: | Line 146: | ||
The TLC needs a GrayScale Clock(GSCLK) and additional control to multiplex 32 addresses (named COMSELx in diagram). The GSCLK signal should be 257 pulses + 1.5~2.5µs of interval between segments . COMSEL management needs 32 multiplexing adress lines for (5 bits coded and decoded directly on the top board).\\ | The TLC needs a GrayScale Clock(GSCLK) and additional control to multiplex 32 addresses (named COMSELx in diagram). The GSCLK signal should be 257 pulses + 1.5~2.5µs of interval between segments . COMSEL management needs 32 multiplexing adress lines for (5 bits coded and decoded directly on the top board).\\ | ||
- | === Clock Schematic === | + | === Clock Schematic version 1 === |
+ | \\ | ||
+ | <wrap center round important 60%> | ||
+ | //Note: This circuit is replaced by a simulated one, on a CPLD.// | ||
+ | </wrap> | ||
{{:antichambre:tlc_gsclk.png?800|}}\\ | {{:antichambre:tlc_gsclk.png?800|}}\\ | ||
Line 167: | Line 172: | ||
ADDR_CLK is the multiplexed lines clock . It's used to gate the PWM signal and obtain the GSCLK and of course, as a clock for the ADDR Counter U5. The counter U5 provides the coded ADDR_x lines and an EOF(End Of Frame) when 32 is reached.\\ | ADDR_CLK is the multiplexed lines clock . It's used to gate the PWM signal and obtain the GSCLK and of course, as a clock for the ADDR Counter U5. The counter U5 provides the coded ADDR_x lines and an EOF(End Of Frame) when 32 is reached.\\ | ||
+ | |||
+ | === Clock version 2 === | ||
+ | |||
+ | <wrap center round todo 60%> | ||
+ | CPLD/FPGA version | ||
+ | </wrap> | ||