<map id="G" name="G">
<area shape="rect" id="node2" href="$unionpsg__chip__t.html" title="{psg_chip_t\n|+ ALL\l+ square\l+ noise\l+ latchedaddr\l+ @175\l|}" alt="" coords="109,1585,205,1740"/>
<area shape="rect" id="node4" href="$unionpsg__noise__t.html" title="{psg_noise_t\n|+ ALL\l+ rate\l+ type\l+ dummy1\l+ atten\l+ @173\l|}" alt="" coords="5,747,93,919"/>
<area shape="rect" id="node6" href="$unionpsg__square__t.html" title="{psg_square_t\n|+ ALL\l+ freq\l+ dummy\l+ atten\l+ @171\l|}" alt="" coords="117,756,213,911"/>
<area shape="rect" id="node8" href="$unionopn2__chip__t.html" title="{opn2_chip_t\n|+ ALL\l+ testreg21\l+ test_selrd14\l+ test_lfo_unk\l+ test_tmrspd\l+ test_nopg\l+ test_ugly\l+ test_noeg\l+ test_readdat\l+ test_readmsb\l+ lforeg\l+ lfo_freq\l+ lfo_enabled\l+ dummy2\l+ timera_high\l+ timeralowreg\l+ timera_low\l+ dummy5\l+ timerb\l+ timerctrlreg\l+ timera_load\l+ timerb_load\l+ timera_enable\l+ timerb_enable\l+ timera_reset\l+ timerb_reset\l+ ch3_mode\l+ gatereg\l+ gate_channel\l+ dummy8\l+ gate_op1\l+ gate_op2\l+ gate_op3\l+ gate_op4\l+ dac_high\l+ dacenablereg\l+ dummyb\l+ dac_enable\l+ testreg2C\l+ dummyc\l+ dac_low\l+ test_readop\l+ dac_override\l+ test_pinctrl\l+ test_pindir\l+ ch3op1_fnum_low\l+ ch3op1_fhireg\l+ ch3op1_fnum_high\l+ ch3op1_block\l+ ch3op1_dummy\l+ ch3op2_fnum_low\l+ ch3op2_fhireg\l+ ch3op2_fnum_high\l+ ch3op2_block\l+ ch3op2_dummy\l+ ch3op3_fnum_low\l+ ch3op3_fhireg\l+ ch3op3_fnum_high\l+ ch3op3_block\l+ ch3op3_dummy\l+ chan\l+ @129\l|}" alt="" coords="229,1091,368,2234"/>
<area shape="rect" id="node10" href="$unionopn2__channel__t.html" title="{opn2_channel_t\n|+ ALL\l+ fnum_low\l+ fhireg\l+ fnum_high\l+ block\l+ dummya\l+ algfbreg\l+ algorithm\l+ feedback\l+ dummyb\l+ lfooutreg\l+ lfofreqd\l+ dummyb4\l+ lfoampd\l+ out_r\l+ out_l\l+ op\l+ @115\l|}" alt="" coords="244,643,353,1023"/>
<area shape="rect" id="node12" href="$unionopn2__operator__t.html" title="{opn2_operator_t\n|+ ALL\l+ freqreg\l+ fmult\l+ detune\l+ dummy3\l+ tlreg\l+ totallevel\l+ dummy4\l+ atkrsreg\l+ attackrate\l+ dummy5\l+ ratescale\l+ dec1amreg\l+ decay1rate\l+ dummy6\l+ amplfo\l+ dec2reg\l+ decay2rate\l+ dummy7\l+ rellvlreg\l+ releaserate\l+ decaylevel\l+ ssgreg\l+ ssg_hold\l+ ssg_toggle\l+ ssg_init\l+ ssg_enable\l+ dummy9\l+ @85\l|}" alt="" coords="243,5,355,576"/>
<area shape="rect" id="node14" href="$uniongenesis__board__t.html" title="{genesis_board_t\n|+ ALL\l+ writebits\l+ cap_psg\l+ dummy1\l+ cap_opn2\l+ dummy2\l+ test_dir\l+ test_out\l+ reset\l+ readbits\l+ opn2_irq\l+ test_pin\l+ psg_ready\l+ @177\l|}" alt="" coords="392,1507,507,1818"/>
</map>
