low_or_lo
Differences
This shows you the differences between two versions of the page.
|
low_or_lo [2006/10/15 09:35] |
low_or_lo [2006/10/15 09:35] (current) |
||
|---|---|---|---|
| Line 1: | Line 1: | ||
| + | The zero voltage state in a logic circuit. Though it may not be actually zero, it is considered a logical zero. In TTL circuits, it is below 2.4 volts but the input sinks or draws current. In CMOS designs, it is below 3.2 volts and the input does NOT sink current. The supply voltage is assumed to be 5 volts. | ||
low_or_lo.txt ยท Last modified: 2006/10/15 09:35 (external edit)
Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution-Noncommercial-Share Alike 4.0 International
