m16
Differences
This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
|
m16 [2018/08/05 07:48] antichambre |
m16 [2018/08/09 20:46] antichambre |
||
|---|---|---|---|
| Line 1: | Line 1: | ||
| + | {{ :antichambre:124775m2_ts.png?600 |}} | ||
| ====== M16 Interface ====== | ====== M16 Interface ====== | ||
| **Add 16 MIDI I/O to your Core, SPI Slave Interface with up to 16 UARTs(MIDI I/O), based on low-cost FPGA...** | **Add 16 MIDI I/O to your Core, SPI Slave Interface with up to 16 UARTs(MIDI I/O), based on low-cost FPGA...** | ||
| Line 15: | Line 16: | ||
| Features\\ | Features\\ | ||
| - | * The FPGA internal clock works @87MHz. | + | * The FPGA internal clock works @88.67MHz. |
| * Fast 4 wires SPI in slave mode to control the board, 10Mb/s. | * Fast 4 wires SPI in slave mode to control the board, 10Mb/s. | ||
| * Uses the default MIOS32_SPI_MIDI protocol, MIOS32 is ready-to-use with it. | * Uses the default MIOS32_SPI_MIDI protocol, MIOS32 is ready-to-use with it. | ||
m16.txt ยท Last modified: 2018/10/08 09:12 by antichambre
Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution-Noncommercial-Share Alike 4.0 International
