This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
m16 [2018/08/09 21:01] antichambre [M16 Interface] |
m16 [2018/08/30 13:55] antichambre [M16 Interface] |
||
---|---|---|---|
Line 1: | Line 1: | ||
{{ :antichambre:124775m2_ts.png?600 |}} | {{ :antichambre:124775m2_ts.png?600 |}} | ||
- | ====== M16 Interface ====== | + | ====== M16 MIDI Interface ====== |
**Add 16 MIDI I/O to your Core, SPI Slave Interface with up to 16 UARTs(MIDI I/O), based on low-cost FPGA...** | **Add 16 MIDI I/O to your Core, SPI Slave Interface with up to 16 UARTs(MIDI I/O), based on low-cost FPGA...** | ||
\\ | \\ | ||
Line 24: | Line 24: | ||
* There's a 64 word(32bits) FIFO for out-coming messages from the board. | * There's a 64 word(32bits) FIFO for out-coming messages from the board. | ||
* 3 independents groups of 16 GPIOs, configurable and settable by SPI Command. | * 3 independents groups of 16 GPIOs, configurable and settable by SPI Command. | ||
+ | * Can be stacked under a [[dipboard32|dipBoard32 mbhp]] | ||
In MIOS32\\ | In MIOS32\\ | ||
datasheet\\ | datasheet\\ |